ABSTRACT In this paper, a triple-band impedance matching network is introduced and applied to rectifier design. It can be used to realize impedance matching at three frequencies simultaneously. Theoretical analysis of the triple-band matching network is carried out, and a rectifier operating at 0.85, 1.77, and 2.07 GHz is designed, fabricated, and measured. Measurement results show that when the input power is 0 dBm, the measured maximum RF-to-dc power conversion efficiencies are 61.9%, 71.5%, and 60.5% at the frequencies of 0.85, 1.77, and 2.07 GHz, respectively. Compared with other related designs, the proposed rectifier features high efficiency and compactness. Thus, it is suitable for ambient RF energy harvesting application.
I. INTRODUCTION
With the rapid development of wireless sensor networks (WSNs), the ambient RF energy harvesting technique is getting more and more attention [1] - [3] . Currently, most of the sensors are battery-operated devices. However, the replacement of the battery is generally difficult and time-consuming. Ambient RF energy harvesting technique is considered as an attractive solution to extend the device's battery life or even realize battery-free sensors [4] , [5] .
The rectifier, which converts the RF electromagnetic power into direct current (dc) power, is a key component of a typical RF energy harvesting system. The RF-to-dc power conversion efficiency is the most important parameter to evaluate the performance of rectifying circuits. To realize high efficiency, various designs have already been investigated, such as single-band, multi-band and broadband rectifiers. In general, single-band rectifiers can be used to realize high efficiency easily. However, the collected RF energy of this approach is low and the output voltage is usually insufficient to activate the low power devices (such as sensor circuitry). Broadband rectifiers can be used to produce more output power but the trade-off might be the decreased peak efficiency. Thus, multi-band rectifiers are good candidates for ambient RF energy harvesting application. However, the multiband rectifier design is very challenging because of the nonlinear characteristic of the rectifying device. This nonlinearity leads to the input impedance of the rectifier varies as a function of frequency, input power level, and load impedance.
Up to now, only a few studies have been reported on multi-band rectifier design. In [6] , a rectifier operating at 0.915 GHz and 2.45 GHz was presented. When the input power is 14.6 dBm, the peak RF-to-dc PCEs are 77.2% and 73.5% at 0.915 GHz and 2.45 GHz, respectively. Lumped elements were employed to realize a dual-band impedance matching network and applied to rectifier design [7] . However, the lumped elements are generally available only for a limited range of values and lossy at high frequency bands, which degrade the RF-to-dc PCE. A dual-band (2.45 GHz and 5.8 GHz) rectifier with 10 dBm input power level was proposed in [8] . Its maximum power conversion efficiencies at the two desired operating bands were 66.8% and 51.5%, respectively. In [9] , a triple-band differential rectifier was reported. Nevertheless, the triple-band impedance matching network was very complicated. A fourband rectifier was presented in [10] and its PCEs are 47.8%, 33.5%, 49.7% and 36.2% at the frequencies of 0.89 GHz, 1.27GHz, 2.02GHz and 2.38GHz, respectively. In [11] , a quad-band (1.3 GHz, 1.7 GHz, 2.4 GHz, and 3.6 GHz) rectifier was presented and its impedance matching network was composed of four T-type networks. In this case, each T-type sub-network was used to implement impedance matching at one operating frequency. And yet this impedance matching network was complicated and the total size of the rectifier was large.
In this paper, a compact triple-band impedance matching network is proposed and its detailed theoretical analysis is carried out. Then, a rectifier based on the proposed tripleband impedance matching network is designed, fabricated and tested. Simulation and measurement results are presented. The measured results show that the proposed rectifier features high-efficiency and compact size. 
II. RECTIFIER DESIGN A. SCHEMATIC AND DESIGN CONSIDERATIONS
The schematic of the proposed triple-band rectifier is shown in Fig. 1 . As can be seen, it is composed of a tripleband impedance matching network, a microwave Schottky diode (HSMS 2850), a DC-pass filter network and dc load resistor (R L ). Here, the single diode series configuration is chosen as it can get higher efficiency in low input power scenario. Z L represents the load impedance of the impedance matching network. Generally, it is a complex and frequencydependent value since the rectifying device has nonlinear characteristic. In addition, Z 0 is the characteristic impedance of the RF signal source and it is usually 50 .
Before designing the impedance matching network, a DC-pass filter is designed to block the unwanted RF signals from reaching the resistive load. Here, the DC-pass filter is realized by a capacitor (C 1 ) and it is in shunt with the load resistor (R L ). Furthermore, an optimum load resistor (R L ) should be determined by source-pull simulation because the value of R L has great effect on the RF-to-dc power conversion efficiency [12] . It is noted that the source-pull simulation should be carried out at all the three operating frequencies to determine the optimum value of R L . In this design, R L is equal to 2200 for the targeted input power (0 dBm). When the load R L deviates from 2200 , the maximum efficiencies at three working frequencies will be degraded. After the DC load resistor (R L ) and the input power level (P in ) are determined, the input impedance (Z L ) seen from the reference plane AA' at different frequencies can be obtained by taking a harmonic balance (HB) simulation in advanced design system (ADS) software [13] . Then, the input impedances at the desired operating frequencies are matched to 50 by the proposed triple-band impedance matching network, as addressed below.
B. THEORETICAL ANALYSIS OF TRIPLE-BAND IMPEDANCE MATCHING NETWORK
The process of designing the proposed triple-band impedance matching network can be divided into two steps. The first step is to design the multiband impedance transformer and the second step is to design the multiband susceptance circuits. Subsequently, these two steps will be discussed one by one. Step I: Analysis of Triple-band Impedance Transformers: The topology of the multiband impedance transformer is shown in Fig.2 (a) . As can be seen, it is composed of a J -inverter and two susceptance blocks (jB 1 and jB 2 ). These two susceptance blocks are paralleled at each side of the Jinverter. Here, the J -inverter is used to realize the inverse of the load admittance and it works at multiple frequencies with different J values,
where f i is the i-th desired operating frequency. And N is the number of matching frequencies. In this design, N = 3. After parallel connecting the susceptance jB 1 , the load impedance of the J -inverter can be denoted as Z L '. The input admittance of the J -inverter (Y IN ') and the load of the J -inverter (Z L ') have the following relationship
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To implement impedance matching, the real part of
Combining (2) and (3), we have
where Y 0 is the characteristic admittance of the RF input power source and it is equal to 1/Z 0 . For impedance matching, the imaginary part of Y IN ' (f N ) should be compensated with jB 2 . Thus,
In general, the realization method of a J -inverter can be classified into three types. They are quarter-wavelength transmission line, lumped elements, and a circuit mixed with lumped and transmission-line elements, respectively. It is noted that the J -inverter always works at a single frequency band and its bandwidth is limited. Fig. 2 (b) shows the multiband impedance inverter. It includes a transmission line and two susceptance blocks. The characteristic impedance and electrical length of the transmission line are denoted as Z c and θ c , respectively. The two susceptance blocks (jB c ) are multiple frequency susceptances due to each of them has specified susceptance at corresponding frequencies. The circuit can be simplified because the jB c block can be merged into neighboring circuits (jB 1 and jB 2 ), as shown in Fig. 2 (c) . Due to the equality at i working frequencies, the left and right circuits of the J -inverter have identical transmission matrices at all the matching frequencies. Thus, we have
Here, θ i and B ci are the electrical length and the value of B c at the frequency f i , respectively. From (6), the following equations can be obtained
Z c sin θ i = 1
When the characteristic impedance (Z c ) and electrical length (θ i ) of the transmission line are given, we obtain
Substituting (11) into (4), we have
The load admittance
Here, G L (f i ) and B L (f i ) are the real and imaginary parts of Y L (f i ). In this case, the real part of Z L '(f i ) can be expressed as
Combing (12) and (13), we obtain
Thus, the selection of Z c needs to meet the following condition
After Z c and θ c are selected, the values of B ci and J i can be determined from (10) and (11) . In addition, the value of B 1 (f i ) can be derived from (13) and expressed as follows
As can be observed from (16), B 1 (f i ) has two possible values. According to (5), the value of B 2 (f i ) can be derived as follows
Obviously, B 2 (f i ) also has two possible values. Thus, more freedom can be found for this multiband impedance transformer design. By merging the neighboring susceptances, the circuit of Fig. 2 (b) can be simplified as shown in Fig. 2 (c) . In this case, B T1 and B T2 are represented by (18) and (19), respectively.
From (18) and (19), it can be found that different B 1 (f i ) and B 2 (f i ) will result in different jB T1 and jB T2 . So far, the theoretical analysis of the multiband impedance transformer has been carried out.
Step II: Analysis of Triple-Band Susceptance Circuits: The aim of this step is to synthesize the multiple frequency susceptance blocks of jB T1 and jB T2 . In general, the stub has two types. One is short-circuited stub and the other is open-circuited stub. Their susceptances can be expressed as follows Generally, a single shunt stub can be used to realize a dualfrequency susceptance circuits. If more matching frequencies are required, more circuit freedoms are needed for the design of multi-frequency susceptance circuits. For tripleband case, two stubs are connected in parallel to provide four design freedoms for providing the needed susceptances. The combinations of two stubs can be classified into three topologies. As shown in Fig. 3 
Based on these equations, the stub types and the physical parameters of the two stubs (Z s1 , θ s1 , Z s2 , θ s2 ) can be determined [14] .
To sum up, the design process of the proposed tripleband impedance matching network can be divided into four steps. Firstly, the load impedance and admittances at the three operating frequencies should be calculated. The second step is to determine the electrical length (θ c ) and characteristic impedance (Z c ) of the series transmission line. During this step, we initially set the electrical length (θ c ) at frequency f 3 is equal to 90ř. Subsequently, the proper characteristic impedance of the transmission line (Z c ) can be determined by using equation (15) . The third step is to calculate the susceptances (B c ) at the three working frequencies. The fourth step is to calculate the susceptances (B T1 and B T2 ) at the three working frequencies. Based on the above four steps, a triple-band impedance matching network can be designed.
It should be pointed out that the proposed triple-band impedance matching network has no limitation on the realizable frequency ratios. Since if (18) and (19) can be satisfied, the triple-band impedance matching network can realize impedance matching at three arbitrary frequencies. During the design process, unrealizable characteristic impedance can be avoided by choosing suitable values of θ c and Z c . In addition, different types of stub, such as stubs, combined parallel stubs, and stepped-impedance stubs, can be used to realize multiple frequency susceptance blocks (jB T1 and jB T2 ) and ease the fabrication limit.
III. SIMULATION AND MEASUREMENT RESULTS
To validate the proposed impedance matching methodology, a rectifier working at 0.85 GHz, 1.77 GHz and 2.07 GHz is designed, fabricated and measured. In this design, the Schottky diode HSMS 2850 from Avago Technologies is selected for the rectifier due to its low biasing voltage for a weak input signal (maximum forward bias voltage: 150 mV at 0.1 mA) [15] . The harmonic balance (HB) simulation of Advanced Design System (ADS) is carried out to maximize the RF-to-dc power conversion efficiency. After optimization, the rectifying circuit is printed on the Duriod 5880 substrate with a relative permittivity (ε r ) of 2.2, thickness (h) of 0.762 mm, and loss tangent (tan δ) of 0.0009. Besides, electromagnetic (EM) simulation is also performed to calculate the insertion loss of the microstrip line. The layout and photograph of the proposed rectifier are shown in Figs. 4 and 5, respectively. Here, a 470 nF chip capacitor (C 1 ) from Murata is utilized to realize the DC-pass filter. The optimal physical parameters of the transmission lines are given in Table 1 . In the measurement, the RF-to-dc power conversion efficiency is calculated by
where P out and P in are the output dc power and the input RF power, respectively. Here, the input RF power is generated by microwave signal generator (Agilent N5172B). In addition, V out is the output dc voltage and it can be obtained by a multimeter. The simulated and measured RF-to-dc power conversion efficiencies as a function of frequency are depicted in Fig. 6 . It can be seen that the maximum efficiencies are 61.9%, 71.5%, and 60.5% at the frequencies of 0.85 GHz, 1.77 GHz and 2.07 GHz, respectively. It can be found that the maximum efficiency obtained at 1.77 GHz is higher than that at 0.85 GHz. The reason for this phenomenon is that the frequency 1.77 GHz is close to the second harmonic of the frequency 0.85 GHz (1.7 GHz). Thus, the second harmonic of 0.85 GHz can be re-fed into the rectifying diode by the triple-band impedance matching network and lead to the energy at 1.77 GHz is higher than that at 0.85 GHz. A good agreement between the simulated and measured results has been achieved, while the measured efficiency is smaller than the simulated one and a slight frequency shift exists. This might be attributed to the inaccuracy of the diode model as well as the fabrication tolerance. Fig. 7 shows the simulated and measured S 11 of the proposed rectifier. Here, the measured S 11 is obtained by using vector network analyzer (Keysight E5071C). As given in Fig. 7 , the S 11 are −17.7 dB (at 0.85 GHz), −18.1 dB (1.77 GHz), and −17.3 dB (at 2.07 GHz) at the input power of 0 dBm. That is, good impedance matching is realized at three desired operating frequencies. In this design, the power absorptions of the diode D 1 at three operating frequencies are 0.301 mW, 0.205 mW and 0.315 mW, respectively. Fig. 8 demonstrates the simulated and measured efficiencies versus input power level at 0.85 GHz. As can be seen, the measured peak efficiency is 61.9%. In addition, the input power range for efficiency >50% is from −9.8 to 1.7 dBm. Fig. 9 shows the efficiencies at 1.77 GHz. It can be seen that the maximum efficiency is 71.5%. In this case, the input power range for efficiency >50% is from −7 to 4.3 dBm. Fig. 10 depicts the efficiencies at 2.07 GHz. As observed, the peak efficiency is 60.5% and the input power range for efficiency >50% is from −5.2 to 2.4 dBm. Reasonable agreement is obtained between the simulated and measured results.
A comparison between our proposed rectifier and some other related design is given in Table 2 . As can be seen, the RF-to-dc power conversion efficiencies of the rectifiers which presented in [6] and [8] , are higher than that of our proposed design. It should be pointed out that the input power levels of [6] and [8] are 14.6 dBm and 10 dBm, respectively, which are much higher than that of the proposed design (0 dBm). Additionally, the designs proposed in [6] and [8] only can work at two frequency bands. In [10] , a four-band rectifier was proposed. However, the theoretical analysis of the four-band impedance matching network is not available. The four-band rectifier proposed in [11] is too complicated and the impedance matching network is large due to that four T-type networks are used to realize four-band impedance matching. From Table 2 , it also can be found that our proposed design not only achieves high efficiency, but also realizes a more compact structure in dimension as compared with other designs.
IV. CONCLUSION
In this paper, a triple-band impedance matching network has been proposed and applied to the design of rectifying circuits. The closed-form design equations of the triple-band impedance matching network have been derived. Based on the proposed matching methodology, a triple-band rectifier has been designed, fabricated and measured. The measurement results show that the proposed rectifier features high efficiency and compactness as compared with some other recent designs. Thus, it is suitable for ambient RF energy harvesting application.
